Volume 4, Issue 3, July 2017 ISSN: 2348-8565 (Online)
International Journal of Modern Engineering and Research Technology
Website: http://www.ijmert.org Email: editor.ijmert@gmail.com

Implementation of Low Power D-Flip Flop Design in Nanometer Regime

Ashirwad Pandey
Research Scholar M. Tech.
ITM University
Gwalior (M.P.), [INDIA]
Email: ashirwadpandey348@gmail.com

Shyam Akashe
Professor
Department of Electronics and Communication
ITM University
Gwalior (M.P.), [INDIA]
Email:shyam.akashe@itmuniversity.ac.in

ABSTRACT

The scattering of power in conventional CMOS circuit can be minimized by MTCMOS procedure diminishing power utilization is a critical undertaking for any circuits. Expanded interest for convenient device with diminished power scattering has put essential footing to configuration low power Circuits. Both low power and superior FF are designed. MTCMOS method is utilized to reduced power utilization. The voltage gave to the given circuit amid standby mode ought to be diminished. This paper prefers another DFF design which utilizes MTCMOS procedure so as to diminish power utilization because of leakage currents in standby mode. The circuits have been simulated at transistor level utilizing cadence virtuoso tool at 45nm CMOS prepare innovation.

***Keywords*::—** *flip flop; power, leakage current; noise; MTCMOS*

I. INTRODUCTION

Flip flops are bi-stabile components are fundamentally utilized as one bit memory cells. Which by and large example its input data consistently at whatever point a power input happens otherwise on an appropriate period with limits described in period of a CLK communicated information. D flip flops stock an appropriate input design and get ready by the various components of cutting advanced circuits to gain convoluted limits. A customary positive edge activated DFF in which well sets - well resets NAND gate situated latch is utilized for acknowledging DFF alongside the inverter. Here D is the input connected to well sets input of well sets- well resets based latches and it supplement is connected to the well resets input. Q_1 is the deferred type of D, going about as the output with Q_1 as supplement together Q_1 is also available.[1]In the prior stage, the VLSI originators were more bowed towards the execution and field of the circuits. Unwavering quality and charge additionally picked up center significance while power consumption was a fringe thought for them. As of late, in any case, this has started to adjustment quickly and power is being given equivalent significance in contrast with field and speed. Steadily expanding requests for versatile electronic equipment and momentous achievement and development of the rank of wireless transmission organization as individual digital assistant and individual communicator which request convoluted usefulness and rapid has expanded the necessity of the utilization of power proficient very large scale integrated circuits.[2]With the scaling of provide voltage (V_{DD}) and threshold voltage (V_{TH}) plane in progressive CMOS, standby power commitment to the aggregate power scattering of very large scale integrated circuits turns out to be increasingly critical: leakage is moving toward half of digital circuits procedure power. For system that live

in standby mode for extended stretches (wireless sensor hub, cell phone...) diminishment of leakage is of major significance to fabricate the battery career or to create the utilization of efficient power vitality source (warm, sensations...) conceivable. MTCMOS systems give an answer for countenance the expansion of fixed power dissipation: high– V_{TH} rest plans are utilized to gate the power supplies of low down V_{TH} reason section amid standby (or rest) stage. One drawback of multiple threshold complementary metal oxide semiconductor circuits is the event of soaring nodes for the duration of rest mode. This might prompt to a few issues as data on these nodes is missing when the circuit is arouse up, which be able to be inadmissible in a few circuits with cache part, for example, latch and Flip Flop. In this paper we introduce latest flip flop designs that first highlight fast execution in dynamic mode and second might be placed in a standby mode with ultra low leakage; third is the guarantee remembrance of the flip flop condition amid standby [3].

II. D FLIP FLOP

DFF is grouping of four NAND sort form logic gate. DFF is basically utilized to cache the esteem. The esteem might be output of different circuits. For mindful of the functioning of D Flip-Flop, accept that the past phase of $DFFQ_1$ is zero and Q'_1 is one. At the point when clock is zero (below) at that point there is no change in earlier period. At the point when clock is one (high) and D_{in} is zero then Q_1 gets to be 0 and Q'_1 gets to be one and if D_{in} is one then Q_1 is one and Q'_1 is zero. Implies it exchanges the estimation of D_{in} to Q_1 then clock is high. These all gate are composed utilizing NAND gate, on the grounds that NAND gate neither is quicker than NOR gate in transistor stage arrangement and useful arrangement because of mobility, resistance and a smaller amount capacitance. In NAND gate N type MOS is in arrangement, so present is a smaller amount capacitance than NOR gate. More capacitance requirements charge and all the additional charge may produce all the extra increasing time.



Figure 1. D Flip Flop

In useful arrangement addition of Product strategy is straighter forward than Product of addition technique. Whole of Product circuit is planned utilizing NAND gate [4] Flip flop are the fundamental building blocks of every single consecutive circuit. We use consecutive system in advanced signal processors and numerous programmed management system and so forth. In the rising nanotechnology creation lesser power patterns are extraordinarily essential. In the nanotechnology leakage power will be a remarkable issue in light of the shortage of channel length. It might summon active power also. Since here is unmistakably a utilization toward diminish leakage strength however expansive sum as could be typical. [5]



Figure 2. Delay Flip Flop design

NAND gate is a sort of rationale gate which give below esteem while everyone input esteem is high. At the point when both inputs are one then output zero generally outputs is one. Utilizing NAND gate any sort of rationale gate can be planned. It is also referred as universal gate by this own property. NAND Gate is created modifying estimation of AND Gate. Fundamental inside arrangement of FF is NAND Gate utilizing CMOS. NAND Gate is composed utilizing two PMOS and NMOS. In NAND Gate PMOS are in parallel grouping and NMOS are in series grouping, appeared in figure 2.

Y= (A.B)' .....(1)

2.1. Truth Table

Table 1 : Truth table of d flip flop

D_{in}	CLK	Q_1	$Q_1^{'}$
0	0	**Q**	**Q`**
0	1	**Q**	**Q`**
1	0	0	1
1	1	1	0

2.2. Proposed Design

The wide utilization of logic and memory storage systems in modern electronics results in the execution of low power and high speed design of fundamental memory parts. A standout amongst the most essential fundamental memory components is the D flip -flop (DFF). Be to demonstrate CLK. Here MTCMOS Technique is utilized one PMOS is associated in V_{DD} and one NMOS is associated is V_{SS}. CMOS integrated circuit that maintains switch function, productive design and reason diminish. PMOS and NMOS transistors are used to complete this solid state switch. MTCMOS procedure used by d flip flop on to the moment that the load circuits are in dynamic mode, the MTCMOS circuit supplies the most absurd DC voltages to (V_{DC}) them through switches that are turn ON. Along these load circuits can work quickly [6]. Overall when the load circuits are in standby mode, it supplies fairly to bring down V and generally more noteworthy V to them through "ON SL", so the drain source voltages of the "0ff MOSFETs in the cases and V_{SUB} decreases. So V_{TH} extends hence sub limits in this way sub threshold current declines. It strikes decrease of power in fixed level though data are held and noise invulnerability will be high. The measure of gate leakage current has extended bit by bit and is presumably going to twist up unmistakably like or shockingly superior to the sub threshold leakage for moving toward CMOS devices. This has been wanted to diminishment sub-threshold leakage from D flip flop of the of the distinctive strategies use a MTCMOS switch to dynamic mode which permits complete supply voltage to be related and in addition reduced supply voltage has each one of the stores of being fit for diminishing gate leakage currents as well [7].

2.3. MTCMOS

MTCMOS method for the most broadly utilized procedure to lessen the leakage current. In this case in the upper and lower circuitry two high sleep transistor ($PMOS_{HV}$) and have to add as per the topology norms. Generally the pull down transistor that is NMOS would be practically available. It is on the grounds that they have low down ON resistance than that of PMOS sleep transistors. In the MTCMOS topology there is two type of voltages level is used in the circuit that is high limit and low limit V_{TH}. Whenever the fast switching is required than only the low V_{TH} is to be used in the circuit. The leakage current which create high power consumption can be reduce by the high V_{TH}. In the MTCMOS topology there is two type of mode is used in

the operation which are ACTIVE mode and another one is sleep mode. Under the active mode operation the high V_{TH} transistor gets turn on which is associated with V_{DD} and V_{SS} and gets turn off under the Sleep mode. During dynamic mode, transistors in the logic blocks are associated with V_{DD} and V_{SS}. While in the dynamic mode the circuits gets balancing and diminishing all the unwanted leakage problems [8]the fastest gating NMOS is to be used in the circuit for the better performance. The area which is overhead the reduced zone by the NMOS transistor is speediest and having the virtual ground that would be skipping. To keeping up the perfect ground some designers use noisy supply voltage. For the slowest arrangement the PMOS transistor has to be used [9].

2.4. Architecture of the DFF Applying MTCMOS Procedure

In the arranged FF 1 bit is secured by lone CLK transistor in this way the CLK dynamic burden is diminished essentially from connection with 7 transistors D Flip Flop where 5 CLK transistors were used. The Figure 3 displays D Flip Flop (5T) circuit contains of 5 transistors with diminished essential path as the output appears to get up to speed the input at whatever indicate a below to elevated move occurs on a clock signal and also, holds the proportionate till one more below to elevated clock signal edge shows up so it is dedicated as single activated D Flip Flop [10]. The cell inspected in this segment of the paper is a D Flip-Flop made of 24 transistors like those used as a part of integrated circuits and based on a basic architecture using two latches: a master latch and a slave one. There is no reset in that structure with a specific end goal to improve the reviews by minimizing the quantity of transistors.



Figure 3. D Flip Flop (5T) utilizing MTCMOS technique

Take note of that this independent Flip-flop is embedded in a test chip planned in a CMOS 40nm process. [11]MTCMOS method is additionally known Multiple Threshold complementary metal oxide semiconductor in this strategy is utilized one high V_{TH} PMOS is associated V_{DD} and one high V_{TH} NMOS transistor is associated V_{SS} D Flip Flop actualized using this system is examined in this work however MTCMOS method gives optimized execution the DFF setup utilizing MTCMOS technique. The DFF is executed using 5 transistors, 2 PMOS and 3 NMOS transistors.

III. Simulation Result for DFF Utilizing MTCMOS Technique

The simplified output wave form of the DFF utilizing **Multiple Threshold CMOS Technique** is as showed up in high. For designing the circular path we utilized Cadence virtuoso tool. Utilizing simplified from analog library of cadence tools. We can draw the simplified chart of the circular path this section, the results of MTCMOS technique using type d flip flop are calculated. Figure.6 shows the Transient Response of DFF.



Figure 4. input and output of D FF utilizing MTCMOS

3.1. Power Analysis



Figure 5. power of d flip flop using MTCMOS Technique

Power is the mix of voltage and current in a circuit. Remember that voltage is the specific task per unit charge, although current is the estimate at which electric charges travel with the help of a conductor. By changing the power supply voltage in the circuit, we saw what we get Increasing the voltage supply of the power is still increasing show in figure 6 if the power supply voltage 0.7 to us like we are getting 15.25.similarlry at 0.8 and 0.9 on the power we get 18.10, 20.79. Power supply voltage is larger and as we continue to grow the same.



Figure 6. Power Comparison at Various Voltage Supplies

IV. Compression Results

This section compares the result of D flip flop using MTCMOS technique

Table Comparison of result

S. No.	Parameter	Supply Voltage (0.7)	Supply voltage (0.8)	Supply voltage (0.9)
1.	Power (nw)	15.25	18.10	20.79
3.	Leakage voltage (mv)	499.0	547.6	593.6
4.	Leakage current (pA)	210.3	260.4	605.0
5.	Noise (dB)	803.7	801.7	803.7

V. Conclusion

The planned designs of DFF expend lesser power for its process. The leakage power is little differentiated from actual design. Arrangement structure utilizes fewer number of CLK transistors, therefore gives fewer progressive power usage. In this paper we have to design d flip flop utilizing multiple threshold CMOS technique. I have compared the parameters of D Flip Flop like power, leakage voltage and leakage current by taking different voltage levels. Power, leakage voltage and leakage current are increasing when we increase the supply voltage. Using cadence results were simulated.

6. Acknowledgement

This work was supported by ITM University, Gwalior in collaboration with Cadence Design System, Bangalore

REFERENCES:

[1] Pooja Joshi; Saurabh Khandelwal; Shyam Akashe, "Implementation of Low Power Flip Flop Design in Nanometer Regime," 2015 Fifth

International Conference on Advanced Computing & Communication Technologies, pp. 252 – 256,2015.

[2] Paanshul Dobriyal; Karna Sharma; Manan Sethi; Geetanjali Sharma, "A High Performance D-flip flop design with low power clocking system using MTCMOS technique," 2013 3rd IEEE International Advance Computing Conference (IACC), pp:1524 – 1528, 2013.

[3] D. Levacq; V. Dessard; D. Flandre, "Ultra-low power flip-flops for MTCMOS Circuits," 2005 IEEE International Symposium on Circuits and Systems, pp.4681 – 4684, 2005

[4] Ankur Kumar Gupta; Shyam Akashe, "Double gate FinFET master slave Flip Flop design for low power application," 2014 International Conference on Power, Control and Embedded Systems (ICPCES),pp:1 – 6, 2014.

[5] Maximilien Glorieux; Sylvain Clerc; Gilles Gasiot; Jean-Luc Autran; Philippe Roche, "New D-Flip Flop Design in 65 nm CMOS for Improved SEU and Low Power Overhead at System Level," IEEE Transactions on Nuclear Science, Volume: 60,Issue: 6, pp:4381 – 4386, 2013.

[6] Manorama; Saurabh Khandelwal; Shyam Akashe, "Design of a FinFET based inverter using MTCMOS and SVL leakage reduction technique," 2013 Students Conference on Engineering and Systems (SCES), pp: 1 – 6,2013.

[7] Sakshi Saxena; Shyam Akashe "High Performance CMOS Current comparator using MTCMOS technique design," 2014 Innovative Applications of Computational Intelligence on Power, Energy and Controls with their impact on Humanity (CIPECH),pp:345 – 349,2014.

[8] Liaqat Moideen Parakundil; N. Saraswathi, "Low Power Pulse Triggered D-Flip Flops Using MTCMOS and Self-Controllable Voltage Level Circuit,"2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies, pp: 517 – 521, 2014.

[9] Vinod Agarawal; Ravi Shrivastava; Shyam Akashe, "Performance and analysis of 10T Full Adder using MTCMOS technique," 2015 International Conference on Communication Networks (ICCN),pp:290 – 295,2015.

[10] Harshit Singh; M. Meena lakshmi; Shyam Akashe, "Power efficient shift register using Fin FET technology," 2016 International Conference on Emerging Trends in Electrical Electronics & Sustainable Energy Systems (ICETEESES), pp: 318 – 321,2016.

[11] Raghvendra Singh; Shyam Akashe, "Modeling and simulation of low power 14 T full adder with reduced ground bounce noise at 45 nm technology," 2013 Students Conference on Engineering and Systems (SCES),pp:1 – 6,2013.

* * * * *